Introductory VHDL: From Simulation to Synthesis