Constraining Designs for Synthesis and Timing Analysis