Verilog for Digital Design