Verilog Styles for Synthesis of Digital Systems