The Verilog Hardware Description Language