Essential VHDL : RTL Synthesis Done Right