Aakash Patel
Software Engineer at Qualcomm
Software Engineer at Qualcomm
* Reliable Computer Engineer with 5+ years of academic and 2 years of industrial experience in the field of VLSI technology and Embedded Systems.

* Comprehensive fundament knowledge in Analog circuits (CMOS, Filters, OP-AMPs) and Digital Circuits (Flip Flops, Latches, Counters, Shift Registers, Combinational and Sequential Circuits).

* Deeper understandings in Computer Architecture with having good knowledge in Harward Architecture, Von Numen Architecture, and Memories (DRAM, SRAM, EEPROM, NAND FLASH, NOR FLASH)

* CMOS design experience with using low power design methodologies, mix-signal design techniques, transistor sizing, transistor analysis (Static/Dynamic Power dissipation, Leakage current, delays), logic design methods and knowledge of IC fabrication methods (Lithography, CVD, PVD)

* Working experience with C, C++, Verilog, VHDL, SystemC, SystemVerilog, Python, Assembly language.

* Extensive experience with Soc, VLSI Design (ASIC/FPGA) and Verification and Embedded System development.

*Hands-on experience in debugging circuits by using lab tools (O-Scope, DMM, LabVIEW) and referring schematics & layouts.
Qualcomm
https://www.linkedin.com/company/qualcomm
Software Engineer
San Diego, California, United States
https://media-exp1.licdn.com/dms/image/C560BAQHHmRgEadFrdA/company-logo_100_100/0/1611250856145?e=1655942400&v=beta&t=OlYNWFjd-lqOEJ82mAVDViNdhY9vT1MpPZalKn2mWA4
Legacy Inmate Communications
https://www.linkedin.com/company/legacy-inmate-communications
Telecommunications Engineer
Cypress, California
https://media-exp1.licdn.com/dms/image/C4E0BAQHIuGnj-1ucyg/company-logo_100_100/0/1519894168882?e=1655942400&v=beta&t=9QFuhBXRgKEwyUp1kRPEO1vkb_VX65CVWER5-Rzl0BI
Edovo
https://www.linkedin.com/company/edovo
Telecommunications Engineer
Cypress, California
https://media-exp1.licdn.com/dms/image/C4E0BAQG2S1DYhJ6qOw/company-logo_100_100/0/1519875201853?e=1655942400&v=beta&t=S0jHG52b99fstWeFsN8Z1ZiNY8BqppTV8e_9qTrquUs
JK Products
Electrical Engineer
•	Worked on PIC microcontroller based projects and programmed firmware of MCU’s through embedded C language.
•	Achieved excellent debugging skills through testing projects in software (MPLAB IDK) and hardware (Oscilloscope, DMM).
•	Familiar with UART, SPI, I2C, ADC, DAC, RS232, Timers, Interrupts and GPIOs.
•	Implemented CRC checksum module to secure data packets and achieved successful data communications.
•	Troubleshoot circuits with lab tools and solved bugs by reading schematic, datasheets, manuals and layouts.
•	Provided and implemented embedded solution as per client’s specifications and timing deadline.
Torrance, California
Angel Industrial Instrumentation
https://www.linkedin.com/company/angel-industrial-instrumentation
Service Engineer
• Designed various programs on ARM and PIC microcontrollers and debugged through IDEs, emulators and logic analyzers.
• Involved in development of project based on communication protocols such as SPI, I2C, and UART.
• Managed projects as per their budget and time limit and improved communication skill by working in a sales part of the company.
Surat, Gujarat, India
Angel Industrial Instrumentation
https://www.linkedin.com/company/angel-industrial-instrumentation
Engineering Student Intern
• Part of a development team for the book issuing system based project. Learned about the functionality of components such as PIC microcontroller, RFID tag, and GSM modem.
• Developed leadership skills through working with other interns in the same project.
Surat, Gujarat, India
Computer Engineering
Master of Science (M.S.)
California State University, Fullerton
https://www.linkedin.com/school/california-state-university-fullerton/
https://media-exp1.licdn.com/dms/image/C4D0BAQE398tW-X4SNQ/company-logo_100_100/0/1610559106244?e=1655942400&v=beta&t=teuLRVshBeEGgiCs5nq9AZ8bkzlJfS1w4xn2jzR55eI
Electronics and Communications Engineering
Bachelor of Engineering (B.E.)
Gujarat Technological University
https://www.linkedin.com/school/gtuuniversity/
https://media-exp1.licdn.com/dms/image/C4D0BAQGtjQSOHkeaoQ/company-logo_100_100/0/1548035804147?e=1655942400&v=beta&t=6jTt78uAUQQeFF37tHK8NXGoVynISpS-hh2Y4--po5I
Advanced Nanoelectronics
-
Advanced Secure Hardware Design
-
Computer Architecture
-
Computer Design and Organization
-
Digital design with FPGA
-
Introduction to Digital Vlsi Logic Design and Computer Organization
-
Introduction to Logic Design in Nanotechnology
-
Low Power Digital IC Design
-
Microprogramming and Embedded Microprocessors
-
Mixed-Signal IC Design
-
VLSI Testing and Design for Testability
-
Digital Design Verification with Verilog and Python
• Explored Python uses in FPGA testing by generating test cases in Python.
• Implemented all test cases in Verilog based digital circuits such as adder, multiplexer and many other circuits.
• Compared test results with referenced results and solved errors.
Driver Development of SPI Protocol
* Worked on an embedded system based project and developed source code in embedded C and programmed on two microcontrollers.
* Generated APIs and driver files for SPI master and slave circuits. Achieved successful data transmission between master and slave SPI based microcontrollers. Keil MDK tool used for programming.
5 stage 32-bit pipelined processor
• Developed SystemC code for five stages of ARM processor.
• 32-bit ARM instruction decomposed through fetch, decode, execute, memory and write back stages.
• Compiled on Linux environment. Verified design by giving two different instructions which performed addition and subtraction
operation.
Cache Memory Controller
• Generated Verilog code for cache module through Icarus Verilog. Developed modules for memory, cache controller.
• Successfully tested code by generating test bench and analyzing hit and miss rate of inputs.
Dual slop ADC design implementation in Cadence Virtuoso
• Designed and implemented digital logic control in dual slope ADC in 180um process.
• Design and layout was done using cadence library.
XOR gate implementation using GDI technique and comparison with other technologies
• Compared XOR implementation of general CMOS technology with gate diffusion input (GDI) technique.
• Developed HSPICE code for XOR circuit based on GDI technique implementation.
• Observed propagation delay, static and dynamic power dissipation of 32nm and 22nm technology nodes through Cosmosscope. Achieved a less power dissipation and less delay in GDI technology based circuit.
Digital Clock
Generated Verilog code for project based on the digital clock and implemented on Nexys4 FPGA board with using Xilinx Vivado Design Suite. Output was displayed on LCD of FPGA board.
VGA Display
• Prepared Verilog code and simulated in Xilinx Vivado tool. Programmed project code on Nexys 4 FPGA board, working on 25 MHz clock frequency.
• Analyze output in the monitor by connecting it to FPGA board through a serial port.
DPLL design and layout
• Designed layout for Digital Phase lock loop in Microwind CMOS Layout tool.
• Locked waveform and verified functionality at the 1GHZ frequency.
RC4 Cryptographic Algorithm
• Built encryption code for the RC4 algorithm which is used in various cryptography process. Developed ciphertext by combining plain text and keystream. 
• Programmed in C language through turbo C tool.
http://www.linkedin.com/learning/iot-foundations-operating-systems-fundamentals
IoT Foundations: Operating Systems Fundamentals
www.linkedin.com
LinkedIn
Boundary Scan Training
Corelis Inc.
https://www.udemy.com/certificate/UC-CTMJM60D/
SOC Verification using SystemVerilog
UC-CTMJM60D
www.udemy.com
Udemy
https://www.linkedin.com/in/hem-metalia
Hem Metalia
✔️ Open for full-time Software/Hardware opportunities
Los Angeles Metropolitan Area
https://www.linkedin.com/in/edovo-admin-47375a177
Edovo Admin
Edovo Admin at Edovo
Greater Chicago Area
https://www.linkedin.com/in/molly-flesner-8282b838
Molly Flesner
Office Manager at University of Illinois at Urbana-Champaign
Urbana, IL
https://www.linkedin.com/in/maciej-szajnert-1a97ab45
Maciej Szajnert
Translator/interpreter
Greater Chicago Area
https://www.linkedin.com/in/daniel-diaz-2909441b2
Daniel Diaz
Field Operations Technician at Edovo
Stanton, CA
https://fr.linkedin.com/in/drisagrour
Dris Agrour
Embedded Systems Engineer
Paris
https://www.linkedin.com/in/francisco-flores-3247a4199
Francisco Flores
Bridged Innovations
Los Angeles Metropolitan Area
https://www.linkedin.com/in/jamilah-taylor-aa233a179
Jamilah Taylor
Machine operater at FLEX-N-GATE Chicago
Dolton, IL
https://www.linkedin.com/in/guliwem
Mbali G.
Program & Artistic Manager at Storycatchers Theatre.
Greater Chicago Area
https://www.linkedin.com/in/project-one-eleven-636105114
Project One Eleven
Illinois prison reform advocates
Greater Chicago Area
https://il.linkedin.com/in/zipi-shadmi-glazer-34753780
Zipi Shadmi Glazer
C++/SystemC engineer at Intel Corporation
Israel
https://in.linkedin.com/in/shabarish-s-37a05152
Shabarish S
SystemC Modeling Engineer at CircuitSutra Technologies
Bengaluru
https://www.linkedin.com/in/bryant-rollins-82690883
Bryant Rollins
MTE at Intel Corp. at Intel Labs
Chandler, AZ
https://kr.linkedin.com/in/sanghyong
Sanghyong Lee
Software Engineer at HP
Seoul, South Korea
https://www.linkedin.com/in/nicolasga
Nicolas Gagnon M. Ing.
Silicon Software Engineer at Apple
San Francisco Bay Area
https://kr.linkedin.com/in/daegeunlee-4142a6111
Daegeun Lee
Engineer with 15 years of experience in Embedded system and Automation Control system
Gyeonggi, South Korea
https://www.linkedin.com/in/jasmine-aguirre-8a3369b2
Jasmine Aguirre
--
Long Beach, CA
https://www.linkedin.com/in/margaret-glaspie-68b4a01a5
Margaret Glaspie
Corporate Services Specialist at Not working
Forest Park, IL
https://www.linkedin.com/in/david-kelly-a653b8167
David Kelly
Executive Director at PRECIOUS BLOOD MINISTRY OF RECONCILIATION NFP
Greater Chicago Area
Astha Parikh
      
          



            
              
        
              
  

    
        I know Aakash since his BE days and have also found Aakash to be an extremely motivated and helpful person. Aakash is very knowledgeable and eager to help. Aakash is very patient and unfazed by challenges. He is very perseverant, which I believe is his biggest skill. Combined with his pleasing personality I believe he'll be a great asset to any company he is a part of. I wish Aakash all the best and always hoping our paths cross again :) Natja Blomer-Vargas
      
          



            
              
        
              
  

    
        Aakash is someone that I can count on to not only finish the job, but also to finish it with quality.  His communication is outstanding as he provides frequent updates on his progress.  He finishes things quickly with a drive for excellence and a cheerful and helpful approach.  His technical knowledge and his willingness to explain to less technical people is commendable and creates a very open and trusting environment. I appreciate his diligent, supportive presence on our project team.  
Aakash Patel
https://au.linkedin.com/in/aakash-patel-93949b7a
Electronics Software and Control Systems Engineer at Supashock
Adelaide, SA
Aakash patel
https://in.linkedin.com/in/aakash-patel-b69942101
Mechanical Engineer at UNITED PHOSPHATE PRIVATE LIMITED
Surat
aakash patel
https://in.linkedin.com/in/aakash-patel-46210851
director at aakash group
Surat
Aakash Patel
https://ca.linkedin.com/in/aakashpatel0902
Consultant at CGI
Cambridge, ON
Aakash Patel
https://in.linkedin.com/in/aakash-patel-95b2923a
Event Managment
Surat
https://media-exp1.licdn.com/dms/image/C4D07AQGO8xNfHVFIZQ/group-logo_image-shrink_200x200/0/1631370861148?e=1647691200&v=beta&t=BqmMVdVjf1RxaGUzgShcGm-kt4IRN-_wCYq7AysvH6s
Cavium
https://www.linkedin.com/groups/46465
https://media-exp1.licdn.com/dms/image/C5607AQHgRybN_DtcKw/group-logo_image-shrink_200x200/0/1631411814630?e=1647691200&v=beta&t=btx0lQ8KzWMcxLqFSGivxbOlWaIqhf9PEoXIyREaoPU
FPGA - Field Programmable Gate Array
https://www.linkedin.com/groups/54049
https://media-exp1.licdn.com/dms/image/C4D07AQE0KRsDaRbgKg/group-logo_image-shrink_200x200/0/1631376927682?e=1647691200&v=beta&t=JUD_7z7F4WXnLDsYmlhtqI1yPjSyu8H0170GfoKa3f8
College Grad Recruiting
https://www.linkedin.com/groups/1943582
https://media-exp1.licdn.com/dms/image/C4E07AQG3nf-GgNq2nQ/group-logo_image-shrink_200x200/0/1631372566734?e=1647691200&v=beta&t=cvdYMx6SkdiBG9CSakYVeRFFYAtVZ0Am9DYiv4sdX-g
ASIC & FPGA Experts Group
https://www.linkedin.com/groups/2329888
https://static-exp1.licdn.com/sc/h/4h1ldzvvebtszyx75ve7dst1v
Entry Level Engineers
https://www.linkedin.com/groups/2130948
https://media-exp1.licdn.com/dms/image/C4D07AQGoNq-i8wpsTg/group-logo_image-shrink_200x200/0/1631358804958?e=1647691200&v=beta&t=05U90ZWCCwPY94YJhtUzyHOdkJY6hunb8pU5XnuUrKY
ASIC, FPGA, SoC Engineers
https://www.linkedin.com/groups/52741
https://media-exp1.licdn.com/dms/image/C4E07AQEuI1n5ti8VmQ/group-logo_image-shrink_92x92/0/1631001277118?e=1647691200&v=beta&t=I2aZvNmTCUQzYpziqPluaiQ88wYiEUMrDV9dyIDOaWY
ARM Based Group
https://www.linkedin.com/groups/85447
https://media-exp1.licdn.com/dms/image/C5607AQHr5itZ-0LSXw/group-logo_image-shrink_200x200/0/1631420452071?e=1647691200&v=beta&t=hc05Gei0lJjFlW9a_hYnwuGyaEkM0IBiw3Zho8gghss
Semiconductor - VLSI
https://www.linkedin.com/groups/138154
https://media-exp1.licdn.com/dms/image/C4D07AQHnLlOkkXKCrQ/group-logo_image-shrink_200x200/0/1631356946765?e=1647691200&v=beta&t=Cat_rIGeZcqROf-eOotnMiFdgmF0BFroBVuf3rb7jm4
FPGA — Design and Programmable Devices
https://www.linkedin.com/groups/56713
https://media-exp1.licdn.com/dms/image/C5107AQGed77nc186rw/group-logo_image-shrink_200x200/0/1631437021249?e=1647691200&v=beta&t=vMpx2Kr86LRvLT3yI3kjwmXr2JRbh7JNdy6jdgtsWxw
Penelope's Semiconductor Design Group (IC's, Mixed-signals, PMIC, Power Converters, ADC, DAC, etc.)
https://www.linkedin.com/groups/1820789
https://media-exp1.licdn.com/dms/image/C4E07AQFZni2JzrV2pQ/group-logo_image-shrink_200x200/0/1631362755686?e=1647691200&v=beta&t=ljPoesxof0lYk5S4YCZ9_xakxK79_C38brfHFitqyJA
ASIC-FPGA Design Verification Knowledge Sharing Group
https://www.linkedin.com/groups/4800571
https://media-exp1.licdn.com/dms/image/C5107AQHEfagTGFVhcg/group-logo_image-shrink_200x200/0/1631401273438?e=1647691200&v=beta&t=Knm-sioNuiq3i9C5NetDPre28qDmAqZkK9O0d98pnQw
ASIC and FPGA Design and Verification Contract  Openings
https://www.linkedin.com/groups/2361271
https://media-exp1.licdn.com/dms/image/C4D07AQHLrc2FZBJIzw/group-logo_image-shrink_92x92/0/1525123154760?e=1647691200&v=beta&t=4sv-2YRy6G6_VW9cliaTpVE8CD-PtGG0w6QY_jYc488
Intel Student Lounge
https://www.linkedin.com/groups/3686572
https://media-exp1.licdn.com/dms/image/C5607AQFMceAlQgHuqw/group-logo_image-shrink_92x92/0/1630999342358?e=1647691200&v=beta&t=hBAuT3wsQUm_vnr0badp8EfHYF9SGg7HwK9veunYduw
SemiWiki.com The Open Forum for Semiconductor Professionals
https://www.linkedin.com/groups/3272836