premise: Models for VLSI logic designs can be very easily simulated, as they often have an operational semantics which can be used directly for simulation.
hypothesis: Models for computer programs or VLSI logic designs can be very easily simulated, as they often have an operational semantics which can be used directly for simulation.