premise: The foreign language compiler is not required to analyze the source code in the other’s language.
hypothesis: Neither the SystemVerilog compiler nor the foreign language compiler is required to analyze the source code in the other’s language.