Innovus Implementation System Meet PPA and TAT requirements at advanced nodes Innovus Implementation System Datasheet Achieving Optimal PPA and Up to 10X TAT Gain White Paper Overview Videos News and Blogs Customers Support and Training Key Benefits Massively parallel architectures for handling large designs and supporting multi-threading on multi-core workstations, as well as distributed processing over networks of computers New GigaPlace™ solver-based placement technology, which is slack-driven and topology-, pin access- and color-aware to provide optimal pipeline placement, wire length, utilization, and PPA Advanced, multi-threaded, layer-aware optimization engine that is timing- and power-driven to reduce dynamic and leakage power Cadence® Innovus™ Implementation System is optimized for industry-leading embedded processors, as well as for 16nm, 14nm, and 10nm processes, helping you get an earlier design start with a faster ramp-up. With unique new capabilities in placement, optimization, routing, and clocking, the Innovus Implementation System features an architecture that accounts for upstream and downstream steps and effects in the design flow. This architecture minimizes design iterations and provides the runtime boost you’ll need to get to market faster. Using the Innovus Implementation System, you’ll be equipped to build integrated, differentiated systems with less risk. The implementation system features a variety of key capabilities. Its massively parallel architecture can handle large designs and take advantage of multi-threading on multi-core workstations, as well as distributed processing over networks of computers. Next-generation slack-driven routing with track-aware timing optimization addresses signal integrity early on and improves post-route correlation. The implementation system includes full-flow multi-objective technology, which makes concurrent electrical and physical optimization possible. It also shares a customizable flow via a common UI and user commands with synthesis and signoff tools. As a result, you can take advantage of robust reporting and visualization, improving your design efficiency and productivity. Cadence’s Tempus™ static timing analysis, Quantus™ parasitic extraction, and Voltus™ power integrity technologies are integrated with Innovus Implementation System. With this integration, you can accurately model the parasitics, timing, signal, and power integrity issues at the early stage of physical implementation and achieve faster convergence on these electrical metrics, resulting in faster design closure. REQUEST A DEMO Anirudh Devgan reviews the top three benefits of the Innovus Implementation System Related Products First Encounter Design Exploration and Prototyping Virtuoso Digital Implementation Related Solutions Videos Technical Overview: Innovus implementation System for Digital Designs Reducing Design Flow Iterations with GigaPlace Engine GigaPlace Solver-Based Placement Technology In Innovus Implementation System News Releases VIEW ALL Cadence Delivers Integrated System Design Solution for TSMC InFO Packaging Technology 09/21/2016 Cadence Delivers Rapid Adoption Kit for Fast Implementation and Signoff of New ARM Cortex-R52 CPU 09/19/2016 Intel Custom Foundry Certifies Cadence Implementation and Signoff Tools for 10nm Tri-Gate Process 07/12/2016 Cadence and SMIC Collaborate on Delivery of Low-Power 28nm Digital Design Reference Flow 06/07/2016 Cadence Delivers Rapid Adoption Kits Based on a 10nm Reference Flow for New ARM Cortex-A73 CPU and ARM Mali-G71 GPU 05/29/2016 Blogs VIEW ALL Customers Our products enable the reception of broadband data and video content, requiring high levels of performance, small silicon die-size, and rapid time to market. Innovus Implementation System has provided us with unprecedented full-flow speed-up, so we can deliver reliable designs to market faster. Dr. Paolo Miliozzi, Senior Director, SOC Technology and Physical Design, MaxLinear Read More Support Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview Cadence Online Support Details about online support Learn more Have an account already? Log in New to support? Sign up Online support overview Link to video Customer Support Support Process Software Downloads Computing Platform Support University Software Program Customer Support Contacts Training Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers, at your site, or through Virtual Classroom. We also offer self-paced online courses. Overview Course Delivery Methods Instructor-Led Training Online Training Virtual Classroom Regional Training Information China Europe, Middle East, and Africa India Japan Korea North America Singapore Taiwan Tools System Design and Verification Digital Design and Signoff Custom IC / Analog / RF Design IC Package Design and Analysis PCB Design and Analysis Tools A-Z IP Tensilica Processors Interface IP Denali Memory IP Analog IP Systems/Peripheral IP Verification IP Support Online Support Training Software Downloads University Software Program Resource Library News Press Releases Newsroom Blogs Forums Company Cadence Overview Investor Relations Alliances Executive Team Events Careers A Great Place to Do Great Work! Second year on the FORTUNE 100 list Our Culture Join the Team Contact Us General Inquiry Customer Support Media Relations Global Office Locator Subscribe to Monthly Newsletter Email * Worldwide Terms of Use Privacy Policy US Trademarks © 2016 Cadence Design Systems, Inc. All Rights Reserved. Connect with Us