Voltus IC Power Integrity Solution Rapid power signoff and design closure Accelerating Power Integrity Signoff White Paper Timing and Power Signoff of Advanced Node SoCs White Paper Overview News and Blogs Customers Key Benefits Performs complete power integrity analysis up to 10X faster on designs with more than a billion instances, with silicon-proven accuracy Can work standalone or in a highly integrated flow with Cadence digital design and signoff products Supported by major foundries and IP providers Cadence® Voltus™ IC Power Integrity Solution is a full-chip, cell-level power signoff tool that provides accurate, fast, and high-capacity analysis and optimization technologies. The Voltus tool is of particular value to designers for debugging, verifying, and fixing IC chip power consumption, IR drop, and electromigration (EM) constraints and violations. Use the tool to: Calculate and analyze power consumption Analyze and optimize EM and IR-drop (EMIR) Analyze impact of power on design closure, from chip to package to PCB The Voltus solution includes innovative technologies such as massively parallel execution, that can be either multi-threaded or distributed-processing, and physically aware power grid analysis and optimization. Beneficial as a standalone power signoff tool, Voltus IC Power Integrity Solution delivers even more significant productivity gains when used in a highly integrated flow with other key Cadence products, including Cadence Innovus™ Implementation System, providing the industry’s fastest design closure technology. When used with Cadence Voltus-Fi Custom Power Integrity Solution, a transistor-level electromigration and IR-drop (EMIR) tool delivering foundry-certified SPICE-level accuracy, the resulting platform accelerates IC power signoff and overall design closure. Supported by major foundries and intellectual property (IP) providers, Voltus IC Power Integrity Solution has been validated and certified on advanced node processes such as 16nm/10nm/7nm FinFET and 28nm/22nm FDSOI and also included in reference design flows such as for 3D-IC technology. Developed with advanced algorithms and a power integrity analysis engine with massively parallel execution, the solution: Delivers power signoff accuracy via advanced algorithms in a SPICE-level matrix solver, accurate signoff-quality power grid RC extraction, and accurate instance power distribution Supports designs with up to one billion instances with its hierarchical architecture Enhances physical implementation quality via physically aware power integrity optimization Provides early rail analysis at floorplanning and power planning to foster correct-by-construction power grid design and remove correlation risks between implementation and signoff Provides automatic de-coupling capacitance analysis and optimization, as well as automatic power-gating analysis and optimization Cadence - Voltus IC Power Integrity Solution REQUEST A DEMO Learn 3 Key Benefits of the Voluts solution Power Signoff for 28-nm FD-SOI at STMicroelectronics Related Products Innovus Implementation System Related Links News Releases VIEW ALL Cadence Delivers Integrated System Design Solution for TSMC InFO Packaging Technology 09/21/2016 Intel Custom Foundry Certifies Cadence Implementation and Signoff Tools for 10nm Tri-Gate Process 07/12/2016 Cadence and SMIC Collaborate on Delivery of Low-Power 28nm Digital Design Reference Flow 06/07/2016 Cadence Delivers Rapid Adoption Kits Based on a 10nm Reference Flow for New ARM Cortex-A73 CPU and ARM Mali-G71 GPU 05/29/2016 Tezzaron Cuts Design Time in Half with Cadence Full-Flow Digital RTL-to-Signoff Solution 05/09/2016 Blogs VIEW ALL Customers As a global leader in embedded processing semiconductor solutions, Freescale is always on the lookout for new design tools that help us innovate and create at the most advanced levels of technology. Ken Hansen, Vice President and Chief Technology Officer, Freescale Semiconductor Read More Support Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview Cadence Online Support Details about online support Learn more Have an account already? Log in New to support? Sign up Online support overview Link to video Customer Support Support Process Software Downloads Computing Platform Support University Software Program Customer Support Contacts Training Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers, at your site, or through Virtual Classroom. We also offer self-paced online courses. Overview Course Delivery Methods Instructor-Led Training Online Training Virtual Classroom Regional Training Information China Europe, Middle East, and Africa India Japan Korea North America Singapore Taiwan Tools System Design and Verification Digital Design and Signoff Custom IC / Analog / RF Design IC Package Design and Analysis PCB Design and Analysis Tools A-Z IP Tensilica Processors Interface IP Denali Memory IP Analog IP Systems/Peripheral IP Verification IP Support Online Support Training Software Downloads University Software Program Resource Library News Press Releases Newsroom Blogs Forums Company Cadence Overview Investor Relations Alliances Executive Team Events Careers A Great Place to Do Great Work! Second year on the FORTUNE 100 list Our Culture Join the Team Contact Us General Inquiry Customer Support Media Relations Global Office Locator Subscribe to Monthly Newsletter Email * Worldwide Terms of Use Privacy Policy US Trademarks © 2016 Cadence Design Systems, Inc. All Rights Reserved. Connect with Us