Legato Memory Solution Industry's first memory design, verification, and characterization solution LEARN MORE News VIEW ALL Cadence Verification Suite Cadence Announces New Verification Technologies Latest News 19 Sep Cadence Full-Flow Digital and Signoff Tools and Custom/Analog Tools Certified and Enabled for Intel 22FFL Process Technology 18 Sep Cadence Recognized with Three TSMC Partner of the Year Awards 13 Sep Cadence Introduces the Conformal Smart Logic Equivalence Checker Events VIEW ALL 2017 Worldwide Conference Attend a conference near you Upcoming Events 19 Sep - 21 Sep AutoSens Brussels 2017 04 Oct - 07 Nov MATLAB Expo 2017 16 Oct - 17 Oct DVCon Europe 2017 24 Oct - 26 Oct Arm TechCon 2017 Blogs VIEW ALL Paul McLellan's Breakfast Bytes Fresh every morning - Industry news and analysis Latest Blogs The Innovus Implementation System routing capability enables us to drive those defects even lower for our automotive customers. Dragomir Nikolic, Worldwide CAD Director, Cypress Semiconductor Read More or View All Customers Emulating Nvidia GPUs RTL Design, Genus Style: The scoop on how you can get hours of your life back Taking FPGA-Based Prototyping to the Next Level Tools System Design and Verification Digital Design and Signoff Custom IC / Analog / RF Design IC Package Design and Analysis PCB Design and Analysis Tools A-Z IP Tensilica Processors Interface IP Denali Memory IP Analog IP Systems/Peripheral IP Verification IP Support Online Support Training Software Downloads University Software Program Resource Library News Press Releases Newsroom Blogs Forums Company Cadence Overview Investor Relations Alliances Executive Team Events Careers A Great Place to Do Great Work! Third year on the FORTUNE 100 list Our Culture Join the Team Contact Us General Inquiry Customer Support Media Relations Global Office Locator Subscribe to Monthly Newsletter Email * Worldwide Terms of Use Privacy Policy US Trademarks © 2017 Cadence Design Systems, Inc. All Rights Reserved. Connect with Us