DESIGN TEST PRODUCTION LAB e-SHOP SUPPORT Boundary Scan Technology CPLD/FPGA Programming CPU Emulation Flash Programming FPGA Control Test Functional Test High Speed I/O IJTAG Intel® IBIST JTAG JTAG Boundary Scan Test JTAG Test Hardware Microprocessor Test P1687 Processor Test Hardware Structural Test System Level Test The Test Portal TEST: The Boundary Scan Technology | BGA packaging | High Density Boards | System Level Test | Flash | CPLD/FPGA | Tutorial | Books | Training The Boundary Scan Technology What is boundary scan? Boundary scan layout on a board Boundary scan is a method for testing interconnects (thin wire lines) on printed circuit boards or sub-blocks inside an integrated circuit. The Joint Test Action Group (JTAG) developed a specification for boundary scan testing that was standardized in 1990 as the IEEE Std. 1149.1-1990. In 1994, a supplement that contains a description of the Boundary Scan Description Language (BSDL) was added which describes the boundary-scan logic content of IEEE Std 1149.1 compliant devices. Since then, this standard has been adopted by electronic device companies all over the world. Boundary scan is nowadays mostly synonymous with JTAG. the PROBLEM JTAG or boundary scan was developed to address the "loss of physical access" problems that occur as a result of implementing new packaging technologies. Since its standardization (IEEE 1149.1) boundary scan usage (also known as JTAG) has expanded and evolved into something more like a communications protocol running within an electronic system. In this way, it is similar to the Internet -- which allows you to access all kinds of information. Boundary scan allows you to access all kinds of design and test structures. Those structures help you to: Debug and test boards Program devices Diagnose hardware problems SOLUTIONS JTAG boundary-scan tools help solve interconnect test problems, and enable CPLD/FPGA Programming and Flash Programming. Boundary scan delivers this functionality because it can be used to access the "internals" of a: * Device -- to run Built-In Self-Test (BIST) * Board -- to verify proper assembly * System -- to help configure a system So boundary scan/JTAG gives you the ability to test a: Device and access internal scan Board and program devices System and verify assembly of boards to daughter cards, multichip modules (MCMs) and to other boards on the backplane [2014-03-31] Press Release | Sarokal RBS Test ABOUT US | CONTACT | SUPPORT ISS Group Box 14049 SE-167 14 Bromma SWEDEN Tel +46 (0)8 506 181 00