Patent Document ID: 9501592
Application ID: 13831943

Base Claim:
1. A computer implemented method for implementing analog behavioral modeling and IP (intellectual property) integration using a Hardware Description Language, comprising: determining or identifying, with a nettype and resolution function management module at least partially stored in memory and configured to include or function in conjunction with at least one processor or at least one processor core, a set of built-in nettypes including at least one wire-real nettype in a SystemVerilog modeling environment; defining a discipline with a domain type of a domain as a native capability of the SystemVerilog modeling environment at least by binding one or more attributes of the domain; characterizing at least one real-valued net of one or more real-valued nets with the discipline associated with the at least one real-valued net and one or more characteristics of the discipline; determining or identifying a plurality of resolution functions for the set of built-in nettypes natively in the SystemVerilog modeling-environment, the plurality of resolution functions including at least one built-in resolution function and at least one modified resolution function modified from a built-in resolution function; porting an analog or a mixed-signal portion including at least the at least one real-valued net of the one or more real-valued nets and information about the domain and the discipline into an electronic design in the SystemVerilog modeling environment by using at least native real modeling capabilities of the SystemVerilog modeling environment without recreating details of the analog or mixed-signal portion; and reducing computational resource utilization at least by elaborating the electronic design into an elaborated electronic design and by performing multiple verification or simulation tasks, at a simulation or verification module residing on one computing node and receiving the electronic design from a separate computing node, for the elaborated electronic design with the set of native real modeling capabilities of the SystemVerilog modeling environment.

---

Claim 6:
6. The computer implemented method of claim 1 , the process further comprising: declaring or defining an unresolved wreal nettype having an element of a real data type in the SystemVerilog modeling environment to provide wreal capabilities natively in the SystemVerilog modeling environment, wherein the wreal capabilities in the SystemVerilog modeling environment are equivalent to wreal capabilities in a Verilog-AMS modeling environment for modeling analog or mixed-signal electronic circuit designs.