Patent Document ID: 8276107
Application ID: 12906785
Patent Flag: 1

Claim One:
1. A method to automatically synthesize a custom integrated circuit, comprising: receiving a specification of the custom integrated circuit including computer readable code and one or more constraints on the custom integrated circuit; encoding architecture level knowledge in a data model to generate and pass new constraints for physical synthesis of a chip specification uniquely customized to the computer readable code; receiving a look-ahead cost function during architecture optimization consistent with cost observed later in a design flow after detailed physical synthesis is performed, wherein the look-ahead cost function is generated from a prior iteration and supplied to a subsequent iteration through the data model; automatically translating information available at one optimization point into a constraint for another optimization point invoked at a different place in the design flow using the data model; synthesizing a computer readable description of the chip specification into the custom integrated circuit for semiconductor fabrication; and applying pre and post fix tags to indicate if the grouping of cells in a hierarchy is a hard or soft constraint.