Title: Automatic test pattern generation for logic circuits using the Boolean tree
Subjects: Logic circuits, Testing, Algorithms