Title: An optimized implementation of a fault-tolerant clock synchronization circuit