Title: Translation of a hierarchical model to VHDL
First published: 1996