Title: Hierarchical test generation for digital circuits represented by decision diagrams
Subjects: Digital integrated circuits, Charts, diagrams, Testing, Flow charts, Decision trees