Title: Logic minimization algorithms for VLSI synthesis
Subjects: Logic design, Algorithms, Data processing, Very large scale integration, Integrated circuits, Design and construction, Integrated circuits, very large scale integration