Title: Formal validation of an integrated circuit design style