Title: System level design model with re-use of system IP
Subjects: Modularity (Engineering), Systems on a chip, System design, Design and construction