Title: Yield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT  Workshop on Designing for Yield, 1-3 July 1987, Oxford
Subjects: Integrated circuits, ultra large scale integration, Integrated circuits, Very large scale integration, Design and construction, Congresses