Title: Logic Minimization Algorithms for VLSI Synthesis
Subjects: Mathematics, Computer engineering, Computer-aided design, Computer science