Title: Introduction to Logic Synthesis Using Verilog HDL