Title: Verification methodology manual for SystemVerilog
Subjects: Verilog (Computer hardware description language), Integrated circuits, Verification, Technology