Title: Hierarchical modeling for VLSI circuit testing
Subjects: Computer simulation, Integrated circuits, Testing, Very large scale integration, Integrated circuits, very large scale integration