Title: A formal methodology for automated synthesis of VLSI systems
Subjects: Integrated circuits, Very large scale integration, Design and construction, Computer-aided design