Title: Gate sizing and buffer insertion methods for optimizing delay and power in CMOS and BiCMOS logic networks
First published: 1995