Title: The minimization of multiple valued logic expressions using parallel processors