Title: Verified Design of a Fault-Tolerant Clock Synchronization Circuit