Title: A unified approach to the selection of parallel multiplier algorithms and structures in a LSI/VLSI environment