Title: Layoutabhängige Fehleranalyse und Testsynthese integrierter CMOS Schaltungen
Subjects: Data processing, Design and construction, Digital integrated circuits, Fault tolerance, Integrated circuits, Metal oxide semiconductors, Testing