Title: Logic Synthesis for FPGA-Based Mealy Finite State Machines