Title: Logic Synthesis and SOC Prototyping