Title: Logics for digital circuit verification