Title: Hardware Implementation of a Provably Correct Design of a Fault-Tolerant Clock Synchronization Circuit