Title: Layout minimization of CMOS cells
Subjects: Complementary Metal oxide semiconductors, Computer-aided design, Metal oxide semiconductors, complementary, Design and construction, Data processing