Title: High level synthesis of ASICs under timing and synchronization constraints
Subjects: Application specific integrated circuits, Computer-aided design, Application-specific integrated circuits, Design and construction, Data processing