Title: Reversible logic synthesis