Title: Architecture and implementation considerations of a high-speed viterbi decoder for a Reed-Muller subcode
Subjects: Bit error rate, Decoders, Integrated circuits, Satellite communication, Signal encoding