Title: A hardware implementation of a provably correct design of a fault-tolerant clock synchronization circuit
Subjects: Computer networks