Title: Formal Design Specification of a Processor Interface Unit