Title: Vector Processor Architecture with Dynamic configurable variable data width