Title: An area-efficient redundancy scheme for the fault-tolerant design of large area VLSI processor arrays
First published: 1987