Title: A logic model of design synthesis