Title: Parallel test pattern generation for programmable logic devices
Subjects: Programmable logic devices, Digital integrated circuits