Title: A verified design of a fault-tolerant clock synchronization circuit
Subjects: Computers