Title: Delay characterization and hierarchical timin verification for synchronous circuits