Title: Low Power and Process Variation Aware SRAM and Cache Design