Title: Verification by error modeling
Subjects: Very large scale integration, Error analysis (Mathematics), Computer-aided design, Verification, Integrated circuits