Title: A formal methodology for the verification of concurrent systems