Title: Design of irredundant multiple-level MOS networks for multiple-output and incompletely specified functions
Subjects: Logic circuits