Title: Switch-Level Timing Simulation of Mos VLSI Circuits