Title: Modeling of via interconnects in parallel-plate environments and suppression of the induced ground/power noise
First published: 2003