Title: Verification techniques for system-level design
Subjects: Formal methods (Computer science), Testing, Verification, Integrated circuits, Systems on a chip