Title: Modeling, Synthesis, and Rapid Prototyping With the Verilog Hdl