Title: VLSI specification, verification, and synthesis
Subjects: Very large scale integration, Verification, Integrated circuits, Design and construction