Title: Architecture and CAD for speed and area optimization of FPGAs