Title: System level modeling of phase locked loops