Title: Feasibility study for a generalized gate logic software simulator
Subjects: Logic circuits, Feasibility analysis, Fault-tolerant computing, Computer systems simulation, Gates (circuits)