Title: Digital timing macromodeling for VLSI design verification
First published: 1995
Subjects: Integrated circuits, Very large scale integration, Computer-aided design, Verification, Data processing, Integrated circuits, very large scale integration
LC classification: TK7874 .K6437 1995