Title: A gate-level timing model for SOI circuits
First published: 2002