Title: Logic-timing simulation and the degradation delay model
Subjects: Mathematical models, Computer simulation, Timing circuits, Integrated circuits, Very large scale integration, Complementary Metal oxide semiconductors, Electric engineering