Title: Section 50. CPU for Devices with MIPS32® MicroAptiv(tm) and M-Class