Title: Unified methods for VLSI simulation and test generation
Subjects: Computer simulation, Computer-aided design, Integrated circuits, Testing, Very large scale integration, Integrated circuits, very large scale integration