Title: Layout synthesis of Nmos gate-cells
Subjects: Data processing, Design and construction, Integrated circuits, Very large scale integration, Integrated circuit layout