Title: RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design
Description: xxxi, 453 pages : 23 cm
Subjects: Verilog (Computer hardware description language), Electronic digital computers -- Design and construction, Computer simulation