Title: An investigation of real-time generation of test vectors for ASIC logic verification