Title: Formal VLSI correctness verification
Subjects: Computer-aided design, Congresses, Integrated circuits, Verification, Very large scale integration, Design and construction, Data processing, Testing