Title: System Verilog for Verification
Subjects: Systems engineering, Engineering, Computer-aided design, Computer input-output equipment, Computers, Computer engineering, Integrated circuits, Verilog (computer hardware description language)