Title: Logic design and verification using SystemVerilog : (revised)
Subjects: SystemVerilog (Computer hardware description language), Electronic circuits, Computer hardware description languages