Title: Logic synthesis and verification
Subjects: Logic circuits, Logic design, Computer-aided design, Data processing