Title: Parallel implementation of concurrent logic languages using graph rewriting techniques