Title: Optimum logic design for a fast parallel multiplier
Subjects: Electronic digital computers, Analog multipliers