Title: Floor planning and global routing in an automated chip design system
Subjects: Design and construction, Integrated circuits, Very large scale integration