Title: Area-power-delay trade-off in logic synthesis