Title: Logical design of VLSI circuit with extension of uncertainty