Title: Yield modelling and defect tolerance in VLSI
First published: 1988
Subjects: Very large scale integration, Congresses, Integrated circuits, Design and construction
LC classification: TK7874 .I475 1987