Title: Digital Design and Synthesis With Verilog Hdl