Title: A universal synthesis method for fluid logic networks