Title: A multiprocessor-based controller architecture for high-speed communication protocol processing