Title: Interpreter composition issues in the formal verification of a processor-memory module
Subjects: Memory (Computers), Embedded computer systems, Theorem proving, Fault tolerance, Microprocessors, Circuit reliability