Title: ALUs, multipliers and dividers with completion signals suitable for inclusion in an asynchronous environment
First published: 1994
Subjects: Anolog multipliers, Design and construction, Arithmetic logic units, Asynchronous circuits