Title: Verilog Coding for Logic Synthesis