Title: A new RISC architecture for high speed data acquisition
Subjects: Reduced instruction set computers, Computer architecture, Automatic data collection systems