Title: Design for testability of asynchronous VLSI circuits