Title: Application of a silicon complier to VLSI design of digital pipelined multipliers