Title: Finite State Machines In Hardware Theory And Design With Vhdl And Systemverilog
Subjects: Vhdl (computer hardware description language), Sequential machine theory, Systems software, SystemVerilog (Computer hardware description language), VHDL (Computer hardware description language), Data processing, Computer systems, Mathematical models