Title: Design of a synchronous pipelined multiplier and analysis of clock skew in high-speed digital systems