Title: Logic Synthesis and Verification
Subjects: Logic circuits, Logic design