Title: Logic Synthesis and Verification Algorithms