Title: Minimizing effects of device misalignment in inter-chip inductive communication techniques