Title: A technique for evaluating the application of the pin-level stuck-at fault model to VLSI circuits
Subjects: Electronic digital computers, Evaluation