Title: Automatic layout generation of NMOS fixed function cells
Subjects: Very large scale integration, Integrated circuits, Design and construction