Title: A structured layout design methodology for VLSI circuits