Title: Hardware-Based Thread Scheduling for Power-Efficient and Variation-Resilient Chip Multiprocessors