Title: Verification by error modeling
Subjects: Computer-aided design, Error analysis (Mathematics), Integrated circuits, Verification, Very large scale integration, TECHNOLOGY & ENGINEERING, Circuits, COMPUTERS, Logic Design, Engineering, Logic, VLSI & ULSI, Electrical engineering, Electronics, Integrated circuits, very large scale integration, Computer software, verification, Error analysis (mathematics)