Title: Symbolic methods applied to formal verification and synthesis in embedded systems design